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ABSTRACT
Approximate computing is an emerging paradigm for developing
highly energy-efficient computing systems such as various acceler-
ators. In the literature, many libraries of elementary approximate
circuits have already been proposed to simplify the design process
of approximate accelerators. Because these libraries contain from
tens to thousands of approximate implementations for a single arith-
metic operation it is intractable to find an optimal combination of
approximate circuits in the library even for an application consisting
of a few operations. An open problem is “how to effectively combine
circuits from these libraries to construct complex approximate ac-
celerators”. This paper proposes a novel methodology for searching,
selecting and combining the most suitable approximate circuits from
a set of available libraries to generate an approximate accelerator
for a given application. To enable fast design space generation and
exploration, the methodology utilizes machine learning techniques
to create computational models estimating the overall quality of pro-
cessing and hardware cost without performing full synthesis at the
accelerator level. Using the methodology, we construct hundreds
of approximate accelerators (for a Sobel edge detector) showing
different but relevant tradeoffs between the quality of processing
and hardware cost and identify a corresponding Pareto-frontier.
Furthermore, when searching for approximate implementations
of a generic Gaussian filter consisting of 17 arithmetic operations,
the proposed approach allows us to identify approximately 103
highly relevant implementations from 1023 possible solutions in a
few hours, while the exhaustive search would take four months on
a high-end processor.
1 INTRODUCTION
Approximate computing is an emerging paradigm that allows to
develop highly energy-efficient computing systems such as various
hardware accelerators for image filtering, video processing and
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data mining. It capitalizes inherent error resilience of many appli-
cations to trade Quality of Result (QoR) with energy efficiency. At
the circuit level, functional approximation is achieved by employ-
ing approximate implementations for carefully selected operations
of the accelerator. Literature contains a good body of works deal-
ing with automated design methods for approximate circuits, e.g.,
CGP [13], SALSA [15], SASIMI [14]. Majority of these works focus
on elementary approximate circuits such as approximate adders
and multipliers because they are building blocks of many appli-
cations. Approximate implementations of arithmetic circuits can
also be downloaded (at the level of synthesized netlist or C code)
from open source libraries such as [9] or created using quality-
configurable approximate structures (such as QuAd adders [3],
GeAR adders [12], structured multipliers [10] or Broken-array mul-
tipliers (BAM) [4, 6]). All the approximate circuits available in these
libraries are fully characterized in terms of electrical properties and
various error metrics.
Because these libraries contain from tens to thousands of ap-
proximate implementations for each arithmetic operation, the user
is provided with a broad set of implementation options to reach the
best possible tradeoff between QoR and energy (or other hardware
parameters) at the accelerator level. However, it is intractable
to find an optimal combination of approximate circuits even
for an accelerator consisting of a few operations. The problem ad-
dressed in this paper is to identify the most suitable replacement
of arithmetic operations of target accelerator with approximate cir-
cuits available in the library. As it is a multi-objective optimization
problem, there is no single optimal solution, rather multiple ones
typically exist. We are primarily interested in approximate circuits
belonging to the Pareto frontier that contains the so-called non-
dominated solutions. Consider two objectives to be minimized, for
example, the mean error and energy. Circuit C1 (Pareto) dominates
another circuit C2 if: 1) C1 is no worse than C2 in all objectives and
2) C1 is strictly better than C2 in at least one objective.
This problem resembles the binding step of the high-level syn-
thesis (HLS) whose objective is to (i) map elementary operations of
the algorithm to specific instances of components that are available
in the component library, and (ii) optimize hardware parameters
such as latency, area and power consumption. In the context of
approximate circuits, the principal difference and difficulty lies
in the QoR evaluation at the accelerator level. Except some very
specific cases (e.g. [7, 8]), it is in general unknown how the errors
propagate if two or more approximate circuits are connected in
a more complex circuit. A common approach is to estimate the
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resulting error using either analytic or statistical techniques, but it
usually is a very unreliable approach as seen in [5]. If the problem
is simplified in such a way that the only approximation technique
is truncation then an optimal number of bits to be approximated
can be determined [11].
Proposed Methodology: In this paper, our objective is to iden-
tify the most suitable replacement of arithmetic operations (of the
original accelerator) with approximate circuits. It is assumed that
approximate circuits available in a library are fully characterized (in
terms of error and hardware parameters), but nothing is assumed
about their internal structure (i.e., an arbitrary approximation tech-
nique can be used to build the elementary approximate circuit, not
only truncation). As a huge number of candidate replacements exist,
the key idea is to eliminate as many clearly sub-optimal solutions
as possible without performing precise evaluation of QoR and time-
consuming circuit synthesis at the accelerator level. In order to
estimate QoR, we propose to build a computational model using the
error metrics (which are pre-calculated for each approximate circuit
in the library) and machine learning techniques. The error model is
then used to estimate QoR of candidate designs during the design
space exploration process. Similarly, another computational model
is constructed and applied to estimate hardware parameters in the
design space exploration process. A similar approach has already
been applied for common circuits on FPGAs [1]. In the context of
approximate computing, machine learning techniques were applied
to estimate QoR in the design of approximate accelerators in which
the approximations are based on using multiple voltage islands [16].
In our methodology, due to the enormous number of possible can-
didate solutions, the resulting Pareto frontier is identified using
a hill climbing algorithm which works with estimated QoR and
estimated hardware parameters.
NovelContributions: In this paper, we propose a novelmethod-
ology for searching, selecting and combining the most suitable ap-
proximate circuits from a set of available libraries to generate an
approximate accelerator for a given application. To address the
aforementioned scientific challenges, in this paper, wemake
the following key contributions. (i) A new QoR estimation tech-
nique is developed, which is based on computational models con-
structed using machine learning methods. This technique works
with arbitrary approximate circuits, i.e., not only with those cre-
ated by truncation or other well-understood methods. (ii) A new
heuristic Pareto frontier construction algorithm, based on proposed
estimation techniques, is presented and evaluated. (iii) The pro-
posed methodology is evaluated using three case studies (Sobel
edge detector, Gaussian filter with fixed coefficients and Generic
Gaussian filter) in which approximate accelerators showing high-
quality tradeoffs between QoR and hardware parameters are gener-
ated in a fully automated way using a library containing thousands
of approximate circuits. The proposed method significantly reduces
the number of design alternatives that have to be considered and
evaluated.
2 PROPOSED METHODOLOGY
2.1 Overview
The methodology requires the following input from the user: a
hardware description of the chosen accelerator, corresponding soft-
ware model and training (benchmark) data. Hierarchical hardware
Figure 1: Overview of the proposed autoAx methodology.
as well as software models are expected in order to be able to re-
place relevant operations with their approximate versions, and to
evaluate how this change affects the QoR. Approximate circuits are
taken from a library, in which each of them is fully characterized
and many approximate implementations exist for each operation.
Let the accelerator contain n operations that can be implemented
using some approximate circuits for the library. By configuration
we mean a particular assignment of approximate circuits from the
library to n operations of the accelerator. The goal of the method-
ology is to find a Pareto set of configurations where the design
objectives to be optimized are QoR (e.g., SSIM, PSNR etc.) and hard-
ware cost (e.g., area, delay, power or energy).
The whole process consists of three steps as illustrated in Fig-
ure 1.
Step 1: The library of the approximate circuits is pre-processed in
such a way that clearly irrelevant circuits are removed. The irrele-
vant circuits are identified on the basis of their quality (measured
w.r.t. a particular application) and hardware cost.
Step 2: Computational models enabling to estimate QoR and hard-
ware cost are constructed by means of some machine learning
algorithm. A small (randomly selected) subset of possible configu-
rations is used for learning of the computational models.
Step 3: The Pareto frontier reflecting QoR and HW cost is con-
structed. To quickly remove as many low-quality solutions as pos-
sible, the construction algorithm employs the values estimated by
the proposed models. The final Pareto front is then constructed
using precisely computed QoR and hardware parameters by means
of simulation and synthesis.
2.2 Library pre-processing
For each operation of the accelerator, a suitable subset of approx-
imate circuits is separately identified in the library by means of
benchmark data. For example, if k-th operation of the accelerator
is 8-bit addition then the objective of this step is to identify ap-
proximate 8 bit adders that form the Pareto front with respect to
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a suitable error metric (score) and hardware cost. We propose to
base the selection on probability mass function (PMF) of the given
operation which can be easily determined by simulation of the
accelerator on benchmark data.
This process can be formalized as follows. Let I denote a set of
all possible combination of values from the benchmark data set
that can occur on the input of k-th operationM(x1,x2, . . . ), x ∈ I ,
k = 1 . . .n. Then, Dk : I → R denoting the PMF of this operation is
defined asDk (i1, i2, . . . ) = Pr (x1 = i1∧x2 = i2∧. . . ). This function
is used to determine a score (weighted mean error distance) of an
approximate circuit M˜ implementing k-th operation as follows:
WMEDk(M˜) =
∑
∀i ∈I Dk (i) · |M(i) − M˜(i)| For each operation of
the accelerator, this score is then used together with hardware cost
to identify only those approximate circuits (i.e., 8-bit adders in our
example) that are lying on a Pareto frontier.
2.3 Models construction
Since the full synthesis and simulation are typically very time
consuming processes, it is intractable to use them to perform the
analysis of hardware cost and QoR for every possible configuration
of the accelerator. To address this issue, we propose to construct
two independent computational models, one for estimating QoR
and a second for estimating hardware parameters. The estimation
is based on the parameters of approximate circuits belonging to
one selected configuration.
The models are constructed independently using a suitable su-
pervised machine learning algorithm. The learning process is based
on providing example input–output pairs. In our case, each input–
output pair corresponds with a particular configuration. One input
is represented by a vector, which contains a subset of hardware
or quality parameters of each approximate circuit realizing one of
operations as defined by the configuration. The output is a single
value of QoR or hardware cost that is obtained by simulation and
synthesis of the concrete accelerator with the given configuration.
For learning, we have to generate a training set typically containing
from hundreds or thousands of configurations.
The goal of this step is to obtain high-quality models. A set of
configurations different from the training set is used to determine
the quality of the model and avoid overfitting1. Typically, the ac-
curacy is optimized by the machine learning algorithms. However,
as the models are used for determining a relation between two
different configurations, it is not necessary to focus on the accu-
racy. We propose to consider fidelity as the optimization criterion
and maximize the fidelity of the model. The fidelity tells us how
often the estimated values are in the same relation (<,= or >) as
the real values for each pair of configurations. If the fidelity of the
constructed model is insufficient, we have to tune parameters of
the chosen learning algorithm or select a different learning engine.
2.4 Model-based design space exploration
In this step, Pareto frontier containing those configurations that
show the best tradeoffs between QoR and hardware cost is con-
structed. In order to avoid time-consuming simulation and synthe-
sis, the construction is divided into two stages. In the first stage, the
1the estimated values correspond too closely or exactly to training output values, and
the model may, therefore, therefore fail in fitting additional data
Algorithm 1 Pareto set construction
INPUT: RL – set of libraries, RL = {RL1, RL2, · · · , RLn },
MHW – HW costs model, MQoR – quality model
OUTPUT: Pareto set P ⊆ RL1 × RL2 × · · · × RLn
function HeuristicParetoConstruction(RL, MQoR , MC )
Parent ← PickRandomlyFrom(RL1 × RL2 × · · · × RLn )
P ← ∅
while ¬T erminationCondit ion do
C ← GetNeighbour(Parent )
eQoR ← MQoR (C) ▷ Estimate the quality of C
eHW ← MHW (C) ▷ Estimate the HW costs of C
if ParetoInsert(P, (eQoR, eHW ), C ) then
Parent ← C
else if StagnationDetected then ▷ Parent not changed in last k iterations
Parent ← PickRandomlyFrom(P )
end if
end while
return P
end function
computational models that we have developed in the previous step
are used to build a pseudo Pareto set of potentially good configura-
tions. In the second stage, based on the configurations forming the
pseudo Pareto set, a set of approximate accelerators is determined,
fully synthesized and analyzed by means of a simulator and bench-
mark data. A real QoR and real hardware cost is assigned to each
configuration. Finally, these real values are used to construct the
final Pareto set.
Although the first step reduced the number of possible configura-
tions, the number of combinations may still be enormous especially
for complex problems consisting of tens of operations. Therefore,
we proposed an iterative heuristic algorithm (Algorithm 1) to con-
struct the pseudo Pareto set. The algorithm is a variant of stochastic
hill climbing which starts with a random configuration (denoted as
Parent ), selects a neighbor at random (denoted as C), and decides
whether to move to that neighbor or to examine another. The neigh-
bor configuration is derived from Parent by modifying a randomly
chosen item of the configuration (i.e., another circuit is picked from
the library for a randomly chosen operation). The quality and hard-
ware cost parameters ofC (eQoR and eHW ) are estimated by means
of appropriate estimation models. If the estimated values dominate
those already present in Pareto set P , configuration C is inserted
to the set, the set is updated (operation ParetoInsert) and the
candidate is used as the Parent in the next iteration. In order to
avoid getting stuck in a local optimum, restarts are used. If the
Parent remains unchanged for k successive iterations, the Parent
is replaced by a randomly chosen configuration from P . The quality
of the resulting Pareto set depends on the fidelity of the estima-
tion models and on the number of allowed iterations. The higher
fidelity, the better results. The number of iterations depends on the
chosen termination condition. It can be determined by the size of
P , execution time, or the maximum allowed number of iterations.
3 EXPERIMENTAL SETUP
The proposed methodology is evaluated on three accelerators of
different complexity that are typically used as benchmarks in the
area of image processing. In particular, Sobel edge detector (Sobel
ED), Gaussian filter with fixed coefficients (Fixed GF) and Generic
Gaussian filter (Generic GF) working on 3x3 filter kernel were cho-
sen. While the approximation of the first problem is solvable by an
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Table 1: The number of operations in target accelerators
Adder Subtractor Multiplier Total
Problem 8-bit 9-bit 16-bit 10-bit 16-bit 8-bit #
Sobel ED 2 2 – 1 – – 5
Fixed GF 4 2 4 – 1 – 11
Generic GF – – 8 – – 9 17
exhaustive enumeration of all possible configurations, the Generic
GF consists of 17 operations and represents a non-trivial problem.
The particular instances of the operations the chosen problems
consist of are reported in Table 1. In all cases, 8-bit gray-scale im-
ages are considered at the input. The problems were described in
Verilog HDL which is used for synthesis (HW model) and in C++
(SW model) which is used for QoR analysis. The images consisting
of 384×256 pixels from Berkeley Segmentation Dataset2 are used as
benchmark data. To evaluate QoR, i.e., to determine the difference
between the output of approximate and accurate implementations,
we chose a commonly used measure known as the structural sim-
ilarity index (SSIM). To determine the hardware cost, Synopsys
Design Compiler targeting 45 nm ASIC technology was employed
as a synthesis tool. The total area on the chip was considered in this
study as a cost parameter.
The approximate circuits implementing each of six operations
shown in Table 1 are obtained from an extended version of EvoAp-
prox [9] library. In addition to that, QuAd [3] adders and BAM [6]
multipliers are utilized. The total number of various circuits that
are available in our initial library is shown in Table 2.
Table 2: Approximate circuits included in the library
Adder Subtractor Multiplier
instance 8-bit 9-bit 16-bit 10-bit 16-bit 8-bit
# implementations 6979 332 884 365 460 29911
We implemented Sobel edge detector for detecting vertical edges.
Its structure is shown in Figure 2a. It consists of four adders, one
subtractor and two shifts. For QoR analysis, 24 images from the
benchmark data set were employed.
Figure 2: Architecture of (a) Sobel edge detector; (b) fixed
Gaussian filter
The filter kernel for the Fixed GF was generated using the follow-
ing parameters: w = 3,σ = 2. Since the coefficients are constant,
multiplierless constant multipliers (MCMs) can be employed. The
architecture of this filter is shown in Figure 2b. The filter thus con-
sists of adders, subtractors and shifts only. The optimum MCMs
were obtained using SPIRAL tool [2]. For QoR analysis, 24 images
from the benchmark data set were employed.
Contrasted to the fixed GF, the generic GF is, in fact, a common
convolution filter with variable kernel coefficients. The hardware
model consists of nine 8-bit multipliers whose results are summed.
To evaluate QoR, we created a C++ model which considers 50
2https://www2.eecs.berkeley.edu/Research/Projects/CS/vision/bsds/
different Gaussian kernels generated forw = 3 and σ ranging from
0.3 to 0.8. Four images were selected from the bechmark dataset. In
total, 200 different simulations have been performed during QoR
and the average SSIM was used as the quality indicator.
4 RESULTS
The results are divided into two parts. Firstly, a detailed analysis of
the results for the Sobel ED is provided to illustrate the principle of
the proposed methodology. In the second part, only the final results
are discussed due to the complexity of these problems and a limited
space.
4.1 Sobel edge detector
4.1.1 Library pre-processing. To eliminate irrelevant circuits from
the library, a score is calculated for each circuit in the library. Firstly,
the target accelerator is profiled with a profiler which calculates the
probability mass functions Dk for all operations (Figure 3). Note
that add3 (resp. add4) has almost identical PMF with add1 (resp.
add2). Figure 3 shows that operand values (neighbour pixels) are
typically very close. In the plot dealing with Dadd2 one can see
regular white stripes caused by shifting of the second operand.
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Figure 3: Probability mass function of operations in the
Sobel ED
Using the obtained probabilities, we calculatedWMEDk for all
approximate circuits implementing k-th operation. Then we exe-
cuted a component filtering process guided by area andWMEDk
parameters of the isolated circuits and kept only Pareto optimal
implementations. At the end of this process, the number of circuits
in reduced libraries is |RLadd1 | = 35, |RLadd2 | = 32, |RLadd3 | =
37, |RLadd4 | = 33, and |RLsub | = 36.
4.1.2 Model construction. The next step in the methodology is to
construct models estimating SSIM and hardware parameters using
parameters of the circuits belonging to one selected configuration.
We usedWMED of all employed circuits as the input vector for the
QoR model. For the hardware model we used power ,area and delay
of all circuits as the input vector. Several learning engines were
compared to identify the most suitable one for our methodology
(1500 configurations for learning and 1500 configurations for testing
were randomly generated using the reduced libraries).
The considered learning engines were the regression algorithms
from scikit-learn tool for Python. Additionally, we constructed
naïve models for area (Ma (C) = ∑∀c ∈C area(c)) and for SSIM
(MSSIM (C) = −∑∀c ∈CWMEDk (c)) to test if SSIM correlates with
the cumulative arithmetic error and if the area correlates with the
sum of areas of all employed circuits. These simple models were
also considered in our comparisons.
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Table 3: The fidelity of models for Sobel edge detector con-
structed by different learning engines.
Learning algorithm SSIM Area
Train Test Train Test
Random Forest 99% 96% 97% 92%
Decision Tree 100% 95% 100% 86%
K-Neighbors 94% 94% 91% 89%
Bayesian Ridge 90% 90% 91% 91%
Partial least squares 90% 90% 91% 90%
Lasso 90% 90% 91% 90%
Naïve model — 90% — 88%
Ada Boost 90% 90% 90% 88%
Least-angle 90% 90% 71% 72%
Gradient Boosting 89% 89% 92% 91%
MLP neural network 86% 83% 92% 91%
Gaussian process 100% 71% 100% 55%
Kernel ridge 41% 42% 90% 90%
Stochastic Gradient Descent 24% 25% 75% 74%
Table 3 shows the fidelities for all constructed models when
evaluated on the training and testing data sets. The best result for
the testing data sets are provided by random forest consisting of 100
different trees. The correlation between estimated and real area is
shown in Figure 4. The naïve models exhibit unsatisfactory results
especially for small resulting approximate accelerators. When we
analyze some of these cases in detail we observe that the inaccuracy
was typically caused by the last operation in the application (i.e.,
sub). As this operation shows a big error, it is significantly simplified
by the synthesis tool and as a consequence of that many other
circuits are removed from the circuit because their outputs are no
longer connected to any component. Hence the real area of these
circuits was significantly smaller than the area calculated using the
library. Due to this elimination, machine learning methods based
on conditional structures (e.g., trees) exhibit better performance
than methods primarily utilizing algebraic approaches (e.g., MLP
NN).
We tried to understand the impact of input parameters on the
model quality. Including different error metrics such as the error
variance did not improve the fidelity of QoR models. In contrast,
omitting of power and delay in hardware modeling led to 2% lower
fidelities of these models in average.
4.1.3 Model-based design space exploration. In this part, the qual-
ity of proposed heuristic algorithm that we used for Pareto frontier
construction is evaluated. Because of a low number of operations in
Sobel ED, we are able to evaluate all possible configurations deriv-
able from the reduced libraries RLk (i.e., 4.92 · 107 configurations
Figure 4: Correlation of estimated area and real area ob-
tained by synthesis tool for the selected learning engines
used in Sobel ED experiment.
in total). Note that the limit for stagnation detection was set to 50
iterations in Alg. 1.
Table 4: Distances of the configurations identified by the
proposed algorithm and random search from the optimal
Pareto front. The lower value the better.
Algorithm #eval #Pareto To optimal From optimal
avg max avg max
Optimal Pareto 5 · 107 335 — — — —
103 71 0.02538 0.07554 0.03318 0.08650
Proposed 104 177 0.00253 0.01328 0.00341 0.01690
105 324 0.00001 0.00095 0.00009 0.00657
103 37 0.05276 0.10615 0.05616 0.11307
Random sampling 104 61 0.02631 0.08981 0.02875 0.07215
105 82 0.01172 0.03770 0.01353 0.03820
Pareto fronts created by means of the proposed algorithm were
compared with Pareto fronts constructed using the random sam-
pling (RS) algorithm and the optimal Pareto fronts. The results are
summarized in Table 4.We can see that the proposed algorithmwith
105 evaluations allows us to get almost the same number of Pareto
configurations as the optimal Pareto front contains. To show that ob-
tained configurations S are very close to the optimal configurations
P , the distances of obtained configurations to the nearest optimal
configuration (∀s ∈ S : min∀p∈P |s − p |) and the distances from
the optimal configuration to the nearest obtained configurations
(∀p ∈ P : min∀s ∈S |s − p |) are analyzed. Both algorithms provided
configurations that are typically close to the optimal one, but RS
missed a lot of important configurations. Note that the distance is
calculated from estimated QoR and HW parameters normalized to
range <0,1>.
4.2 Gaussian filters
The methodology was also applied to obtain approximate imple-
mentations of two versions of Gaussian image filter (fixed GF and
generic GF). After profiling this accelerator and reducing the library
of approximate circuits accordingly, random forest-based models
of QoR and hardware parameters were created using 4000 training
and 1000 testing randomly generated configurations. In the case
of fixed GF, the fidelity of the area estimation model is 87% for
hardware parameters and 92% for QoR. The fidelity of both models
of generic GF is 89%. If the synthesis and simulations run in parallel,
the detailed analysis of one configuration takes 10 s on average and
the model-based estimation of one configuration takes 0.01 s on
average.
The Pareto construction algorithm evaluated 106 candidate so-
lutions. On average, 39 iterations were undertaken to find a new
candidate suitable for the Pareto front.
Table 5 shows the size of the design space after performing par-
ticular steps of the proposed methodology. For example, there are
7.15 · 1063 configurations in the generic GF design space. The elimi-
nation of irrelevant circuits in the library reduced the number of
configurations to 3.75 · 1023. The number of configurations is enor-
mous because it would take 1017 years to analyze them. In contrast,
the construction of 4000 random solutions for training of the mod-
els takes approximately 11 hours, 106 iterations of the proposed
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Table 5: Size of the design space after performing particular
steps of the proposed methodology
Application # configurations
all possible lib. pre-processing pseudo Pareto final Pareto
Sobel ED 1.96 · 1015 4.92 · 107 335 62
Fixed GF 7.35 · 1034 1.73 · 1016 1166 132
Generic GF 7.15 · 1063 3.75 · 1023 946 102
Pareto construction algorithm employing the models takes 3 hours
and the remaining 1000 configurations are analyzed in 3 hours.
Finally, approximately 100 configurations that are Pareto optimal in
terms of area, SSIM and energy are selected. In total, the proposed
approach takes 17 hours on a common desktop. Hypothetically, if
we would use the analysis instead of the estimation model in the
Pareto front construction, the analysis of 106 configurations would
take 115 days.
Figure 5 compares resulting Pareto fronts obtained using the
proposed methodology (orange line), the RS-based Pareto front
construction algorithm (blue line) and the uniform selection ap-
proach (black line). The uniform selection approach is a manual
selection method which one would probably take if no automated
design methodology is available. In this method, particular approxi-
mate circuits are deterministically selected to exhibit the same error
WMED (relatively to the output range). Figure 5 shows that this
Figure 5: Pareto fronts showing best tradeoffs between SSIM,
area and energy obtained using three methods (orange – the
proposed method; blue – RS; black – uniform selection) for
three approximate accelerators.
method provides relevant results only for accelerators containing
a few operations. The randomly generated configurations (blue
points) were obtained from a 3 hour run of the random configu-
ration generation-and-evaluation procedure. They are included to
these plots in order to emphasize high quality solutions obtained
by the proposed method.
5 CONCLUSIONS
We developed an automatic design space exploration and circuit
approximation methodology which replaces operations in an origi-
nal accelerator by their approximate versions taken from a library
of approximate circuits. In order to accelerate the approximation
process, QoR and hardware parameters are estimated using compu-
tational models created by means of machine learning methods. On
three case studies we have shown that the proposed methodology
provides approximate accelerators showing high-quality tradeoffs
between QoR and hardware parameters. Our methodology paves
a way towards a fully automated approximation of complex accel-
erators that are composed of approximate operations whose error
models are in principle unknown.
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